2022-03-09 13:58:15 +01:00
|
|
|
DEPS_SUBMODULES += hw/mcu/renesas/fsp lib/CMSIS_5
|
|
|
|
|
2023-06-30 09:52:04 +02:00
|
|
|
FSP_RA = hw/mcu/renesas/fsp/ra/fsp
|
2022-03-09 13:58:15 +01:00
|
|
|
include $(TOP)/$(BOARD_PATH)/board.mk
|
|
|
|
|
2023-07-07 11:24:22 +02:00
|
|
|
# Default to port 0 fullspeed, board with port 1 highspeed should override this in board.mk
|
|
|
|
PORT ?= 0
|
|
|
|
|
2022-03-09 13:58:15 +01:00
|
|
|
CFLAGS += \
|
2023-06-24 13:38:41 +02:00
|
|
|
-DCFG_TUSB_MCU=OPT_MCU_RAXXX \
|
2023-07-07 11:24:22 +02:00
|
|
|
-DBOARD_TUD_RHPORT=$(PORT) \
|
2022-03-09 13:58:15 +01:00
|
|
|
-Wno-error=undef \
|
|
|
|
-Wno-error=strict-prototypes \
|
|
|
|
-Wno-error=cast-align \
|
|
|
|
-Wno-error=cast-qual \
|
|
|
|
-Wno-error=unused-but-set-variable \
|
|
|
|
-Wno-error=unused-variable \
|
|
|
|
-nostdlib \
|
|
|
|
-nostartfiles \
|
|
|
|
-ffreestanding
|
|
|
|
|
2023-07-07 11:24:22 +02:00
|
|
|
ifeq ($(PORT), 1)
|
|
|
|
CFLAGS += -DBOARD_TUD_MAX_SPEED=OPT_MODE_HIGH_SPEED
|
|
|
|
$(info "Using PORT 1 HighSpeed")
|
|
|
|
else
|
|
|
|
CFLAGS += -DBOARD_TUD_MAX_SPEED=OPT_MODE_FULL_SPEED
|
|
|
|
$(info "Using PORT 0 FullSpeed")
|
|
|
|
endif
|
|
|
|
|
2022-03-09 13:58:15 +01:00
|
|
|
SRC_C += \
|
2023-03-16 05:03:08 +01:00
|
|
|
src/portable/renesas/rusb2/dcd_rusb2.c \
|
|
|
|
src/portable/renesas/rusb2/hcd_rusb2.c \
|
2023-06-30 09:52:04 +02:00
|
|
|
$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/startup.c \
|
|
|
|
$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/system.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_clocks.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_common.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_delay.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_group_irq.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_guard.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_io.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_irq.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_register_protection.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_rom_registers.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_sbrk.c \
|
|
|
|
$(FSP_RA)/src/bsp/mcu/all/bsp_security.c \
|
|
|
|
$(FSP_RA)/src/r_ioport/r_ioport.c \
|
2022-03-09 13:58:15 +01:00
|
|
|
|
|
|
|
INC += \
|
2023-03-11 02:23:21 +01:00
|
|
|
$(TOP)/lib/CMSIS_5/CMSIS/Core/Include \
|
2022-03-09 13:58:15 +01:00
|
|
|
$(TOP)/$(BOARD_PATH) \
|
|
|
|
$(TOP)/$(BOARD_PATH)/fsp_cfg \
|
2023-07-01 12:08:20 +02:00
|
|
|
$(TOP)/$(BOARD_PATH)/fsp_cfg/bsp \
|
2023-07-01 07:40:56 +02:00
|
|
|
$(TOP)/$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Include \
|
2023-06-30 09:52:04 +02:00
|
|
|
$(TOP)/$(FSP_RA)/inc \
|
|
|
|
$(TOP)/$(FSP_RA)/inc/api \
|
|
|
|
$(TOP)/$(FSP_RA)/inc/instances \
|
2023-07-03 08:09:43 +02:00
|
|
|
$(TOP)/$(FSP_RA)/src/bsp/mcu/all \
|
2023-06-30 09:52:04 +02:00
|
|
|
$(TOP)/$(FSP_RA)/src/bsp/mcu/$(MCU_VARIANT) \
|
2022-03-09 13:58:15 +01:00
|
|
|
|
2023-07-01 11:40:47 +02:00
|
|
|
ifndef LD_FILE
|
|
|
|
LD_FILE = $(FAMILY_PATH)/linker/gcc/$(MCU_VARIANT).ld
|
|
|
|
LDFLAGS += -L$(TOP)/$(FAMILY_PATH)/linker/gcc
|
|
|
|
endif
|
2022-03-09 13:58:15 +01:00
|
|
|
|
|
|
|
# For freeRTOS port source
|
|
|
|
# hack to use the port provided by renesas
|
2023-06-30 09:52:04 +02:00
|
|
|
FREERTOS_PORTABLE_SRC = $(FSP_RA)/src/rm_freertos_port
|