espressif_tinyusb/tinyusb/portable/nordic/nrf5x/dcd_nrf5x.c

523 lines
13 KiB
C
Raw Normal View History

2018-03-02 07:41:35 +01:00
/**************************************************************************/
/*!
2018-03-26 17:48:53 +02:00
@file dcd_nrf5x.c
2018-03-13 10:30:53 +01:00
@author hathach
2018-03-02 07:41:35 +01:00
@section LICENSE
Software License Agreement (BSD License)
2018-03-13 10:30:53 +01:00
Copyright (c) 2018, hathach (tinyusb.org)
2018-03-02 07:41:35 +01:00
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
1. Redistributions of source code must retain the above copyright
notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
3. Neither the name of the copyright holders nor the
names of its contributors may be used to endorse or promote products
derived from this software without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ''AS IS'' AND ANY
EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER BE LIABLE FOR ANY
DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
2018-03-13 10:30:53 +01:00
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
2018-03-02 07:41:35 +01:00
ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
2018-03-13 10:30:53 +01:00
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
2018-03-02 07:41:35 +01:00
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/**************************************************************************/
2018-03-26 17:54:34 +02:00
#ifdef NRF52840_XXAA
2018-03-13 10:30:53 +01:00
// TODO remove
#include "nrf.h"
#include "nrf_power.h"
#include "nrf_usbd.h"
#include "nrf_clock.h"
#include "nrf_drv_usbd_errata.h"
2018-03-28 08:44:39 +02:00
#include "device/dcd.h"
2018-03-02 07:41:35 +01:00
2018-03-13 10:30:53 +01:00
/*------------------------------------------------------------------*/
/* MACRO TYPEDEF CONSTANT ENUM
*------------------------------------------------------------------*/
enum
{
// Max allowed by USB specs
MAX_PACKET_SIZE = 64,
// Mask of all END event (IN & OUT) for all endpoints. ENDEPIN0-7, ENDEPOUT0-7, ENDISOIN, ENDISOOUT
EDPT_END_ALL_MASK = 0x1FFBFC
};
2018-03-02 07:41:35 +01:00
2018-03-13 10:30:53 +01:00
/*------------------------------------------------------------------*/
/* VARIABLE DECLARATION
*------------------------------------------------------------------*/
typedef struct
{
uint8_t* buffer;
uint16_t total_len;
uint16_t actual_len;
uint8_t mps; // max packet size
} nom_xfer_t;
/*static*/ struct
2018-03-14 16:01:29 +01:00
{
struct
{
uint8_t* buffer;
uint16_t len;
2018-03-14 16:01:29 +01:00
uint8_t dir;
}control;
2018-03-15 07:22:28 +01:00
// Non control: 7 endpoints IN & OUT (offset 1)
nom_xfer_t xfer[2][7];
2018-03-15 11:09:55 +01:00
volatile bool dma_running;
}_dcd;
2018-03-02 07:41:35 +01:00
2018-03-15 11:09:55 +01:00
void bus_reset(void)
{
for(int i=0; i<8; i++)
{
NRF_USBD->TASKS_STARTEPIN[i] = 0;
NRF_USBD->TASKS_STARTEPOUT[i] = 0;
}
NRF_USBD->TASKS_STARTISOIN = 0;
NRF_USBD->TASKS_STARTISOOUT = 0;
varclr(&_dcd);
2018-03-15 11:09:55 +01:00
}
/*------------------------------------------------------------------*/
/* Controller API
*------------------------------------------------------------------*/
2018-03-28 08:47:58 +02:00
bool dcd_init (uint8_t rhport)
{
2018-04-04 11:48:52 +02:00
(void) rhport;
2018-04-05 13:36:59 +02:00
return true;
2018-03-02 07:41:35 +01:00
}
2018-03-28 08:47:58 +02:00
void dcd_connect (uint8_t rhport)
{
}
2018-03-28 08:47:58 +02:00
void dcd_disconnect (uint8_t rhport)
{
}
2018-03-28 08:47:58 +02:00
void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
{
(void) rhport;
// Set Address is automatically update by hw controller
}
2018-03-28 08:47:58 +02:00
void dcd_set_config (uint8_t rhport, uint8_t config_num)
{
(void) rhport;
(void) config_num;
// Nothing to do
}
/*------------------------------------------------------------------*/
/* Control
*------------------------------------------------------------------*/
2018-03-15 11:09:55 +01:00
static void edpt_dma_start(uint8_t epnum, uint8_t dir)
{
// Only one dma could be active
while ( _dcd.dma_running ) { }
2018-03-15 11:09:55 +01:00
_dcd.dma_running = true;
2018-03-15 11:09:55 +01:00
if ( dir == TUSB_DIR_OUT )
{
NRF_USBD->TASKS_STARTEPOUT[epnum] = 1;
} else
{
NRF_USBD->TASKS_STARTEPIN[epnum] = 1;
}
__ISB(); __DSB();
2018-03-15 11:09:55 +01:00
}
static void edpt_dma_end(void)
{
_dcd.dma_running = false;
2018-03-15 11:09:55 +01:00
}
2018-03-14 16:01:29 +01:00
static void control_xact_start(void)
{
2018-03-15 07:22:28 +01:00
// Each transaction is up to 64 bytes
uint8_t const xact_len = min16_of(_dcd.control.len, MAX_PACKET_SIZE);
2018-03-14 16:01:29 +01:00
if ( _dcd.control.dir == TUSB_DIR_OUT )
2018-03-14 16:01:29 +01:00
{
2018-03-15 07:22:28 +01:00
// TODO control out
NRF_USBD->EPOUT[0].PTR = (uint32_t) _dcd.control.buffer;
2018-03-15 07:22:28 +01:00
NRF_USBD->EPOUT[0].MAXCNT = xact_len;
2018-03-14 16:01:29 +01:00
2018-03-15 07:22:28 +01:00
NRF_USBD->TASKS_EP0RCVOUT = 1;
__ISB(); __DSB();
2018-03-14 16:01:29 +01:00
}else
{
NRF_USBD->EPIN[0].PTR = (uint32_t) _dcd.control.buffer;
2018-03-14 16:01:29 +01:00
NRF_USBD->EPIN[0].MAXCNT = xact_len;
2018-03-15 11:09:55 +01:00
edpt_dma_start(0, TUSB_DIR_IN);
2018-03-14 16:01:29 +01:00
}
2018-03-15 07:22:28 +01:00
_dcd.control.buffer += xact_len;
_dcd.control.len -= xact_len;
2018-03-14 16:01:29 +01:00
}
2018-03-15 11:09:55 +01:00
//static void control_xact_done(void)
//{
// if ( _dcd_data.control.xfer_len > 0 )
// {
// if ( _dcd_data.control.dir == TUSB_DIR_OUT )
// {
// // out control need to wait for END EPOUT event before updating Pointer
// edpt_dma_start(0, TUSB_DIR_OUT);
// }else
// {
// control_xact_start();
// }
// }else
// {
2018-03-28 08:47:58 +02:00
// dcd_xfer_complete(0, 0, 0, true);
2018-03-15 11:09:55 +01:00
// }
//}
2018-03-14 16:01:29 +01:00
2018-03-28 08:47:58 +02:00
bool dcd_control_xfer (uint8_t rhport, tusb_dir_t dir, uint8_t * buffer, uint16_t length)
2018-03-14 16:01:29 +01:00
{
(void) rhport;
2018-03-14 16:01:29 +01:00
if ( length )
{
// Data Phase
_dcd.control.len = length;
_dcd.control.buffer = buffer;
_dcd.control.dir = (uint8_t) dir;
2018-03-14 16:01:29 +01:00
control_xact_start();
}else
{
// Status Phase
NRF_USBD->TASKS_EP0STATUS = 1;
__ISB(); __DSB();
2018-03-14 16:01:29 +01:00
}
return true;
}
/*------------------------------------------------------------------*/
/*
*------------------------------------------------------------------*/
static void normal_xact_start(uint8_t epnum, uint8_t dir)
{
nom_xfer_t* xfer = &_dcd.xfer[dir][epnum-1];
// Each transaction is up to Max Packet Size
uint8_t const xact_len = min16_of(xfer->total_len - xfer->actual_len, xfer->mps);
if ( dir == TUSB_DIR_OUT )
{
// HW issue on nrf5284 sample, SIZE.EPOUT won't trigger ACK as spec
// use the back door interface as sdk for walk around
if ( nrf_drv_usbd_errata_sizeepout_rw() )
{
*((volatile uint32_t *)(NRF_USBD_BASE + 0x800)) = 0x7C5 + 2*epnum;
*((volatile uint32_t *)(NRF_USBD_BASE + 0x804)) = 0;
(void) (((volatile uint32_t *)(NRF_USBD_BASE + 0x804)));
}
else
{
// Overwrite size will allow hw to accept data
NRF_USBD->SIZE.EPOUT[epnum] = 0;
__ISB(); __DSB();
}
}else
{
NRF_USBD->EPIN[epnum].PTR = (uint32_t) xfer->buffer;
NRF_USBD->EPIN[epnum].MAXCNT = xact_len;
xfer->buffer += xact_len;
edpt_dma_start(epnum, TUSB_DIR_IN);
}
}
2018-03-28 08:47:58 +02:00
bool dcd_edpt_open (uint8_t rhport, tusb_desc_endpoint_t const * desc_edpt)
{
(void) rhport;
2018-03-15 07:22:28 +01:00
uint8_t const epnum = edpt_number(desc_edpt->bEndpointAddress);
uint8_t const dir = edpt_dir(desc_edpt->bEndpointAddress);
_dcd.xfer[dir][epnum-1].mps = desc_edpt->wMaxPacketSize.size;
if ( dir == TUSB_DIR_OUT )
{
NRF_USBD->INTENSET = BIT_(USBD_INTEN_ENDEPOUT0_Pos + epnum);
NRF_USBD->EPOUTEN |= BIT_(epnum);
}else
{
NRF_USBD->INTENSET = BIT_(USBD_INTEN_ENDEPIN0_Pos + epnum);
NRF_USBD->EPINEN |= BIT_(epnum);
}
__ISB(); __DSB();
return true;
}
2018-03-28 08:47:58 +02:00
bool dcd_edpt_xfer (uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
(void) rhport;
uint8_t const epnum = edpt_number(ep_addr);
uint8_t const dir = edpt_dir(ep_addr);
_dcd.xfer[dir][epnum-1].buffer = buffer;
_dcd.xfer[dir][epnum-1].total_len = total_bytes;
_dcd.xfer[dir][epnum-1].actual_len = 0;
normal_xact_start(epnum, dir);
// if ( dir == TUSB_DIR_OUT )
// {
// // TODO
// }else
// {
//
// }
return true;
}
2018-03-28 08:47:58 +02:00
void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
{
(void) rhport;
if ( ep_addr == 0)
{
NRF_USBD->TASKS_EP0STALL = 1;
}else
{
NRF_USBD->EPSTALL = (USBD_EPSTALL_STALL_Stall << USBD_EPSTALL_STALL_Pos) | ep_addr;
}
__ISB(); __DSB();
}
2018-03-28 08:47:58 +02:00
void dcd_edpt_clear_stall (uint8_t rhport, uint8_t ep_addr)
{
(void) rhport;
if ( ep_addr )
{
NRF_USBD->EPSTALL = (USBD_EPSTALL_STALL_UnStall << USBD_EPSTALL_STALL_Pos) | ep_addr;
}
}
2018-03-28 08:47:58 +02:00
bool dcd_edpt_busy (uint8_t rhport, uint8_t ep_addr)
{
(void) rhport;
// USBD shouldn't check control endpoint state
if ( 0 == ep_addr ) return false;
uint8_t const epnum = edpt_number(ep_addr);
uint8_t const dir = edpt_dir(ep_addr);
nom_xfer_t* xfer = &_dcd.xfer[dir][epnum-1];
return xfer->actual_len < xfer->total_len;
}
/*------------------------------------------------------------------*/
/*
*------------------------------------------------------------------*/
void USBD_IRQHandler(void)
{
uint32_t const inten = NRF_USBD->INTEN;
uint32_t int_status = 0;
volatile uint32_t* regclr = &NRF_USBD->EVENTS_USBRESET;
for(int i=0; i<32; i++)
{
if ( BIT_TEST_(inten, i) && regclr[i] )
{
int_status |= BIT_(i);
// nrf_usbd_event_clear()
regclr[i] = 0;
__ISB(); __DSB();
}
2018-03-14 16:01:29 +01:00
}
2018-03-14 16:01:29 +01:00
/*------------- Interrupt Processing -------------*/
if ( int_status & USBD_INTEN_USBRESET_Msk )
{
bus_reset();
2018-03-28 08:47:58 +02:00
dcd_bus_event(0, USBD_BUS_EVENT_RESET);
2018-03-14 16:01:29 +01:00
}
if ( int_status & USBD_INTEN_SOF_Msk )
{
2018-03-28 08:47:58 +02:00
dcd_bus_event(0, USBD_BUS_EVENT_SOF);
}
if ( int_status & EDPT_END_ALL_MASK )
{
// DMA complete move data from SRAM -> Endpoint
edpt_dma_end();
}
2018-03-15 11:09:55 +01:00
/*------------- Control Transfer -------------*/
2018-03-14 16:01:29 +01:00
if ( int_status & USBD_INTEN_EP0SETUP_Msk )
{
uint8_t setup[8] = {
NRF_USBD->BMREQUESTTYPE, NRF_USBD->BREQUEST, NRF_USBD->WVALUEL, NRF_USBD->WVALUEH,
NRF_USBD->WINDEXL, NRF_USBD->WINDEXH, NRF_USBD->WLENGTHL, NRF_USBD->WLENGTHH
};
2018-03-28 08:47:58 +02:00
dcd_setup_received(0, setup);
2018-03-14 16:01:29 +01:00
}
if ( int_status & USBD_INTEN_EP0DATADONE_Msk )
{
if ( _dcd.control.dir == TUSB_DIR_OUT )
2018-03-15 07:22:28 +01:00
{
// OUT data from Host -> Endpoint
// Trigger DMA to move Endpoint -> SRAM
2018-03-15 11:09:55 +01:00
edpt_dma_start(0, TUSB_DIR_OUT);
2018-03-15 07:22:28 +01:00
}else
{
// IN: data transferred from Endpoint -> Host
if ( _dcd.control.len > 0 )
2018-03-15 07:22:28 +01:00
{
control_xact_start();
}else
{
// Control IN complete
2018-03-28 08:47:58 +02:00
dcd_xfer_complete(0, 0, 0, true);
2018-03-15 07:22:28 +01:00
}
}
}
if ( int_status & USBD_INTEN_ENDEPOUT0_Msk)
{
// OUT data moved from Endpoint -> SRAM
if ( _dcd.control.len > 0 )
2018-03-15 07:22:28 +01:00
{
control_xact_start();
}else
{
// Control OUT complete
2018-03-28 08:47:58 +02:00
dcd_xfer_complete(0, 0, 0, true);
2018-03-15 07:22:28 +01:00
}
2018-03-14 16:01:29 +01:00
}
/*------------- Bulk/Interrupt Transfer -------------*/
if ( int_status & USBD_INTEN_EPDATA_Msk)
{
uint32_t data_status = NRF_USBD->EPDATASTATUS;
nrf_usbd_epdatastatus_clear(data_status);
// In: data from Endpoint -> Host
for(uint8_t epnum=1; epnum<8; epnum++)
{
if ( BIT_TEST_(data_status, epnum ) )
{
nom_xfer_t* xfer = &_dcd.xfer[TUSB_DIR_IN][epnum-1];
xfer->actual_len += NRF_USBD->EPIN[epnum].MAXCNT;
if ( xfer->actual_len < xfer->total_len )
{
// more to xfer
normal_xact_start(epnum, TUSB_DIR_IN);
} else
{
// BULK/INT IN complete
2018-03-28 08:47:58 +02:00
dcd_xfer_complete(0, epnum | TUSB_DIR_IN_MASK, xfer->actual_len, true);
}
}
}
// OUT: data from Host -> Endpoint
for(uint8_t epnum=1; epnum<8; epnum++)
{
if ( BIT_TEST_(data_status, 16+epnum ) )
{
nom_xfer_t* xfer = &_dcd.xfer[TUSB_DIR_OUT][epnum-1];
uint8_t const xact_len = NRF_USBD->SIZE.EPOUT[epnum];
// Trigger DMA move data from Endpoint -> SRAM
NRF_USBD->EPOUT[epnum].PTR = (uint32_t) xfer->buffer;
NRF_USBD->EPOUT[epnum].MAXCNT = xact_len;
edpt_dma_start(epnum, TUSB_DIR_OUT);
xfer->buffer += xact_len;
xfer->actual_len += xact_len;
}
}
}
// OUT: data from DMA -> SRAM
for(uint8_t epnum=1; epnum<8; epnum++)
{
if ( BIT_TEST_(int_status, USBD_INTEN_ENDEPOUT0_Pos+epnum) )
{
nom_xfer_t* xfer = &_dcd.xfer[TUSB_DIR_OUT][epnum-1];
// Transfer complete if transaction len < Max Packet Size or total len is transferred
if ( (NRF_USBD->EPOUT[epnum].AMOUNT == xfer->mps) && (xfer->actual_len < xfer->total_len) )
{
// Allow Host -> Endpoint
// HW issue on nrf5284 sample, SIZE.EPOUT won't trigger ACK as spec
// use the back door interface as sdk for walk around
if ( nrf_drv_usbd_errata_sizeepout_rw() )
{
*((volatile uint32_t *)(NRF_USBD_BASE + 0x800)) = 0x7C5 + 2*epnum;
*((volatile uint32_t *)(NRF_USBD_BASE + 0x804)) = 0;
(void) (((volatile uint32_t *)(NRF_USBD_BASE + 0x804)));
}
else
{
// Overwrite size will allow hw to accept data
NRF_USBD->SIZE.EPOUT[epnum] = 0;
__ISB(); __DSB();
}
}else
{
xfer->total_len = xfer->actual_len;
// BULK/INT OUT complete
2018-03-28 08:47:58 +02:00
dcd_xfer_complete(0, epnum, xfer->actual_len, true);
}
}
}
}
2018-03-26 17:54:34 +02:00
#endif