2019-11-24 17:46:28 +01:00
|
|
|
/*
|
|
|
|
* The MIT License (MIT)
|
|
|
|
*
|
|
|
|
* Copyright (c) 2018, hathach (tinyusb.org)
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* This file is part of the TinyUSB stack.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "tusb_option.h"
|
|
|
|
|
|
|
|
#if CFG_TUSB_MCU == OPT_MCU_SAMG
|
|
|
|
|
2019-11-25 04:42:32 +01:00
|
|
|
#include "sam.h"
|
2019-11-27 05:02:24 +01:00
|
|
|
#include "device/dcd.h"
|
2019-11-24 17:46:28 +01:00
|
|
|
|
|
|
|
//--------------------------------------------------------------------+
|
|
|
|
// MACRO TYPEDEF CONSTANT ENUM DECLARATION
|
|
|
|
//--------------------------------------------------------------------+
|
|
|
|
|
2019-12-09 15:36:15 +01:00
|
|
|
#define EP_COUNT 6
|
|
|
|
|
2019-11-27 17:20:48 +01:00
|
|
|
// Transfer descriptor
|
|
|
|
typedef struct
|
|
|
|
{
|
|
|
|
uint8_t* buffer;
|
|
|
|
uint16_t total_len;
|
|
|
|
volatile uint16_t actual_len;
|
|
|
|
uint16_t epsize;
|
|
|
|
} xfer_desc_t;
|
|
|
|
|
2019-12-09 15:36:15 +01:00
|
|
|
// Endpoint 0-5, each can only be either OUT or In
|
|
|
|
xfer_desc_t _dcd_xfer[EP_COUNT];
|
2019-11-27 17:20:48 +01:00
|
|
|
|
|
|
|
void xfer_begin(xfer_desc_t* xfer, uint8_t * buffer, uint16_t total_bytes)
|
|
|
|
{
|
|
|
|
xfer->buffer = buffer;
|
|
|
|
xfer->total_len = total_bytes;
|
|
|
|
xfer->actual_len = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
uint16_t xfer_packet_len(xfer_desc_t* xfer)
|
|
|
|
{
|
|
|
|
// also cover zero-length packet
|
|
|
|
return tu_min16(xfer->total_len - xfer->actual_len, xfer->epsize);
|
|
|
|
}
|
|
|
|
|
|
|
|
void xfer_packet_done(xfer_desc_t* xfer)
|
|
|
|
{
|
|
|
|
uint16_t const xact_len = xfer_packet_len(xfer);
|
|
|
|
|
|
|
|
xfer->buffer += xact_len;
|
|
|
|
xfer->actual_len += xact_len;
|
|
|
|
}
|
2019-11-24 17:46:28 +01:00
|
|
|
|
|
|
|
/*------------------------------------------------------------------*/
|
|
|
|
/* Device API
|
|
|
|
*------------------------------------------------------------------*/
|
|
|
|
|
2019-11-27 05:02:24 +01:00
|
|
|
// Set up endpoint 0, clear all other endpoints
|
2019-11-27 08:49:19 +01:00
|
|
|
static void bus_reset(void)
|
|
|
|
{
|
2019-11-27 17:20:48 +01:00
|
|
|
tu_memclr(_dcd_xfer, sizeof(_dcd_xfer));
|
|
|
|
|
2019-12-09 15:36:15 +01:00
|
|
|
_dcd_xfer[0].epsize = CFG_TUD_ENDPOINT0_SIZE;
|
2019-11-27 17:20:48 +01:00
|
|
|
|
2019-11-27 10:01:25 +01:00
|
|
|
// Enable EP0 control
|
|
|
|
UDP->UDP_CSR[0] = UDP_CSR_EPEDS_Msk;
|
2019-11-27 08:49:19 +01:00
|
|
|
|
2019-11-27 10:01:25 +01:00
|
|
|
// Enable interrupt : EP0, Suspend, Resume, Wakeup
|
|
|
|
UDP->UDP_IER = UDP_IER_EP0INT_Msk | UDP_IER_RXSUSP_Msk | UDP_IER_RXRSM_Msk | UDP_IER_WAKEUP_Msk;
|
|
|
|
|
|
|
|
// Enable transceiver
|
|
|
|
UDP->UDP_TXVC &= ~UDP_TXVC_TXVDIS_Msk;
|
2019-11-27 08:49:19 +01:00
|
|
|
}
|
2019-11-27 05:02:24 +01:00
|
|
|
|
2019-11-24 17:46:28 +01:00
|
|
|
// Initialize controller to device mode
|
|
|
|
void dcd_init (uint8_t rhport)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
2019-11-27 05:02:24 +01:00
|
|
|
|
2019-11-27 17:20:48 +01:00
|
|
|
tu_memclr(_dcd_xfer, sizeof(_dcd_xfer));
|
2019-11-27 05:02:24 +01:00
|
|
|
|
2019-11-27 10:01:25 +01:00
|
|
|
// Enable pull-up, disable transceiver
|
|
|
|
UDP->UDP_TXVC = UDP_TXVC_PUON | UDP_TXVC_TXVDIS_Msk;
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// Enable device interrupt
|
|
|
|
void dcd_int_enable (uint8_t rhport)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
2019-11-25 04:42:32 +01:00
|
|
|
NVIC_EnableIRQ(UDP_IRQn);
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// Disable device interrupt
|
|
|
|
void dcd_int_disable (uint8_t rhport)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
2019-11-25 04:42:32 +01:00
|
|
|
NVIC_DisableIRQ(UDP_IRQn);
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// Receive Set Address request, mcu port must also include status IN response
|
|
|
|
void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
|
|
|
(void) dev_addr;
|
2019-11-28 05:48:08 +01:00
|
|
|
|
2019-11-28 07:39:29 +01:00
|
|
|
// Response with zlp status
|
|
|
|
dcd_edpt_xfer(rhport, 0x80, NULL, 0);
|
|
|
|
|
|
|
|
// DCD can only set address after status for this request is complete.
|
2019-11-28 05:48:08 +01:00
|
|
|
// do it at dcd_edpt0_status_complete()
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// Receive Set Configure request
|
|
|
|
void dcd_set_config (uint8_t rhport, uint8_t config_num)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
|
|
|
(void) config_num;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Wake up host
|
|
|
|
void dcd_remote_wakeup (uint8_t rhport)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
|
|
|
}
|
|
|
|
|
|
|
|
//--------------------------------------------------------------------+
|
|
|
|
// Endpoint API
|
|
|
|
//--------------------------------------------------------------------+
|
|
|
|
|
2019-11-28 05:48:08 +01:00
|
|
|
// Invoked when a control transfer's status stage is complete.
|
|
|
|
// May help DCD to prepare for next control transfer, this API is optional.
|
|
|
|
void dcd_edpt0_status_complete(uint8_t rhport, tusb_control_request_t const * request)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
|
|
|
|
|
|
|
if (request->bRequest == TUSB_REQ_SET_ADDRESS)
|
|
|
|
{
|
|
|
|
uint8_t const dev_addr = (uint8_t) request->wValue;
|
|
|
|
|
|
|
|
// Enable addressed state
|
|
|
|
UDP->UDP_GLB_STAT |= UDP_GLB_STAT_FADDEN_Msk;
|
|
|
|
|
|
|
|
// Set new address & Function enable bit
|
2019-11-28 06:18:56 +01:00
|
|
|
UDP->UDP_FADDR = UDP_FADDR_FEN_Msk | UDP_FADDR_FADD(dev_addr);
|
2019-11-28 05:48:08 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-11-24 17:46:28 +01:00
|
|
|
// Configure endpoint's registers according to descriptor
|
2019-12-09 15:36:15 +01:00
|
|
|
// SAMG doesnt support using a same endpoint with IN and OUT
|
|
|
|
// e.g EP1 OUT & EP1 IN cannot exist together
|
2019-11-24 17:46:28 +01:00
|
|
|
bool dcd_edpt_open (uint8_t rhport, tusb_desc_endpoint_t const * ep_desc)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
2019-12-09 15:36:15 +01:00
|
|
|
|
|
|
|
uint8_t const epnum = tu_edpt_number(ep_desc->bEndpointAddress);
|
|
|
|
uint8_t const dir = tu_edpt_dir(ep_desc->bEndpointAddress);
|
|
|
|
|
|
|
|
// TODO Isochronous is not supported yet
|
|
|
|
TU_VERIFY(ep_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS);
|
|
|
|
TU_VERIFY(epnum < EP_COUNT);
|
|
|
|
|
|
|
|
// Must not already enabled
|
|
|
|
TU_ASSERT((UDP->UDP_CSR[epnum] & UDP_CSR_EPEDS_Msk) == 0);
|
|
|
|
|
|
|
|
// Configure type and eanble EP
|
|
|
|
UDP->UDP_CSR[epnum] = UDP_CSR_EPEDS_Msk | UDP_CSR_EPTYPE(ep_desc->bmAttributes.xfer + 4*dir);
|
|
|
|
|
|
|
|
// Enable EP Interrupt
|
|
|
|
UDP->UDP_IER |= (1 << epnum);
|
|
|
|
|
|
|
|
return true;
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// Submit a transfer, When complete dcd_event_xfer_complete() is invoked to notify the stack
|
|
|
|
bool dcd_edpt_xfer (uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
2019-11-27 17:20:48 +01:00
|
|
|
|
|
|
|
uint8_t const epnum = tu_edpt_number(ep_addr);
|
|
|
|
uint8_t const dir = tu_edpt_dir(ep_addr);
|
|
|
|
|
2019-12-09 15:36:15 +01:00
|
|
|
xfer_desc_t* xfer = &_dcd_xfer[epnum];
|
2019-11-27 17:20:48 +01:00
|
|
|
xfer_begin(xfer, buffer, total_bytes);
|
|
|
|
|
|
|
|
uint16_t const xact_len = xfer_packet_len(xfer);
|
|
|
|
|
|
|
|
// control endpoint
|
|
|
|
if ( epnum == 0 )
|
|
|
|
{
|
|
|
|
if (dir == TUSB_DIR_OUT)
|
|
|
|
{
|
2019-11-28 05:48:08 +01:00
|
|
|
// Clear DIR bit
|
2019-11-27 17:20:48 +01:00
|
|
|
UDP->UDP_CSR[0] &= ~UDP_CSR_DIR_Msk;
|
2019-11-28 05:48:08 +01:00
|
|
|
|
2019-11-27 17:20:48 +01:00
|
|
|
}else
|
|
|
|
{
|
2019-11-28 05:48:08 +01:00
|
|
|
// Set DIR bit if needed
|
2019-11-27 17:20:48 +01:00
|
|
|
UDP->UDP_CSR[0] |= UDP_CSR_DIR_Msk;
|
|
|
|
|
|
|
|
// Write data to fifo
|
|
|
|
for(uint16_t i=0; i<xact_len; i++) UDP->UDP_FDR[0] = (uint32_t) buffer[i];
|
|
|
|
|
|
|
|
// TX ready for transfer
|
|
|
|
UDP->UDP_CSR[0] |= UDP_CSR_TXPKTRDY_Msk;
|
|
|
|
}
|
|
|
|
|
|
|
|
}else
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
return true;
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// Stall endpoint
|
|
|
|
void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
2019-11-28 05:56:35 +01:00
|
|
|
|
|
|
|
uint8_t const epnum = tu_edpt_number(ep_addr);
|
|
|
|
|
|
|
|
// Set force stall bit
|
|
|
|
UDP->UDP_CSR[epnum] |= UDP_CSR_FORCESTALL_Msk;
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
// clear stall, data toggle is also reset to DATA0
|
|
|
|
void dcd_edpt_clear_stall (uint8_t rhport, uint8_t ep_addr)
|
|
|
|
{
|
|
|
|
(void) rhport;
|
2019-12-09 15:36:15 +01:00
|
|
|
|
|
|
|
uint8_t const epnum = tu_edpt_number(ep_addr);
|
|
|
|
|
|
|
|
// clear stall, must also clear data toggle
|
|
|
|
UDP->UDP_CSR[epnum] &= ~UDP_CSR_FORCESTALL_Msk;
|
2019-11-24 17:46:28 +01:00
|
|
|
}
|
|
|
|
|
2019-11-27 05:02:24 +01:00
|
|
|
//--------------------------------------------------------------------+
|
|
|
|
// ISR
|
|
|
|
//--------------------------------------------------------------------+
|
|
|
|
void dcd_isr(uint8_t rhport)
|
|
|
|
{
|
2019-11-27 08:49:19 +01:00
|
|
|
uint32_t const intr_mask = UDP->UDP_IMR;
|
|
|
|
uint32_t const intr_status = UDP->UDP_ISR & intr_mask;
|
|
|
|
|
|
|
|
// clear interrupt
|
|
|
|
UDP->UDP_ICR = intr_status;
|
|
|
|
|
|
|
|
// Bus reset
|
2019-11-27 10:01:25 +01:00
|
|
|
if (intr_status & UDP_ISR_ENDBUSRES_Msk)
|
2019-11-27 08:49:19 +01:00
|
|
|
{
|
|
|
|
bus_reset();
|
|
|
|
dcd_event_bus_signal(rhport, DCD_EVENT_BUS_RESET, true);
|
|
|
|
}
|
2019-11-27 10:01:25 +01:00
|
|
|
|
|
|
|
// SOF
|
2019-11-27 17:20:48 +01:00
|
|
|
// if (intr_status & UDP_ISR_SOFINT_Msk) dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
|
2019-11-27 10:01:25 +01:00
|
|
|
|
|
|
|
// Suspend
|
2019-11-27 17:20:48 +01:00
|
|
|
// if (intr_status & UDP_ISR_RXSUSP_Msk) dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
|
2019-11-27 10:01:25 +01:00
|
|
|
|
|
|
|
// Resume
|
2019-11-27 17:20:48 +01:00
|
|
|
// if (intr_status & UDP_ISR_RXRSM_Msk) dcd_event_bus_signal(rhport, DCD_EVENT_RESUME, true);
|
2019-11-27 10:01:25 +01:00
|
|
|
|
|
|
|
// Wakeup
|
|
|
|
// if (intr_status & UDP_ISR_WAKEUP_Msk) dcd_event_bus_signal(rhport, DCD_EVENT_RESUME, true);
|
|
|
|
|
|
|
|
//------------- Endpoints -------------//
|
|
|
|
|
|
|
|
if ( intr_status & TU_BIT(0) )
|
|
|
|
{
|
|
|
|
// setup packet
|
|
|
|
if (UDP->UDP_CSR[0] & UDP_CSR_RXSETUP)
|
|
|
|
{
|
|
|
|
// get setup from FIFO
|
|
|
|
uint8_t setup[8];
|
|
|
|
for(uint8_t i=0; i<sizeof(setup); i++)
|
|
|
|
{
|
|
|
|
setup[i] = (uint8_t) UDP->UDP_FDR[0];
|
|
|
|
}
|
|
|
|
|
|
|
|
// notify usbd
|
|
|
|
dcd_event_setup_received(rhport, setup, true);
|
2019-11-27 17:20:48 +01:00
|
|
|
|
|
|
|
// Clear Setup bit
|
|
|
|
UDP->UDP_CSR[0] &= ~UDP_CSR_RXSETUP_Msk;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-12-09 15:36:15 +01:00
|
|
|
for(uint8_t epnum = 0; epnum < EP_COUNT; epnum++)
|
2019-11-27 17:20:48 +01:00
|
|
|
{
|
2019-12-09 15:36:15 +01:00
|
|
|
xfer_desc_t* xfer = &_dcd_xfer[epnum];
|
|
|
|
|
2019-11-27 17:20:48 +01:00
|
|
|
// Endpoint IN
|
|
|
|
if (UDP->UDP_CSR[epnum] & UDP_CSR_TXCOMP_Msk)
|
|
|
|
{
|
|
|
|
uint16_t xact_len = xfer_packet_len(xfer);
|
|
|
|
xfer_packet_done(xfer);
|
|
|
|
|
|
|
|
dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xact_len, XFER_RESULT_SUCCESS, true);
|
|
|
|
|
|
|
|
// Clear TX Complete bit
|
|
|
|
UDP->UDP_CSR[0] &= ~UDP_CSR_TXCOMP_Msk;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Endpoint OUT
|
|
|
|
if (UDP->UDP_CSR[epnum] & UDP_CSR_RX_DATA_BK0_Msk)
|
|
|
|
{
|
2019-11-28 05:48:08 +01:00
|
|
|
uint16_t const xact_len = (uint16_t) ((UDP->UDP_CSR[0] & UDP_CSR_RXBYTECNT_Msk) >> UDP_CSR_RXBYTECNT_Pos);
|
|
|
|
|
|
|
|
dcd_event_xfer_complete(rhport, epnum, xact_len, XFER_RESULT_SUCCESS, true);
|
|
|
|
|
|
|
|
// Clear DATA Bank0 bit
|
|
|
|
UDP->UDP_CSR[0] &= ~UDP_CSR_RX_DATA_BK0_Msk;
|
2019-11-27 10:01:25 +01:00
|
|
|
}
|
2019-11-28 05:56:35 +01:00
|
|
|
|
|
|
|
// Stall sent to host
|
|
|
|
if (UDP->UDP_CSR[epnum] & UDP_CSR_STALLSENT_Msk)
|
|
|
|
{
|
|
|
|
UDP->UDP_CSR[0] &= ~UDP_CSR_STALLSENT_Msk;
|
|
|
|
}
|
2019-11-27 10:01:25 +01:00
|
|
|
}
|
2019-11-27 05:02:24 +01:00
|
|
|
}
|
|
|
|
|
2019-11-24 17:46:28 +01:00
|
|
|
#endif
|