kingkevin
/
passkey_fw
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Enable instruction cache for stm32u5 boards

This commit is contained in:
Gabriel Chouinard 2023-09-05 21:28:13 -04:00
parent 4fb15f6bb7
commit c4566c4d2b
3 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
hw/bsp/stm32u5/boards/stm32u575nucleo/board.h
View File

@ -61,7 +61,7 @@ static inline void board_clock_init(void)
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
/* Enable Power Clock*/
/* Enable Power Clock */
__HAL_RCC_PWR_CLK_ENABLE();
/** Configure the main internal regulator output voltage

3
hw/bsp/stm32u5/family.c
View File

@ -60,6 +60,9 @@ void board_init(void)
UART_CLK_EN();
/* Enable Instruction cache */
HAL_ICACHE_Enable();
#if CFG_TUSB_OS == OPT_OS_NONE
// 1ms tick timer
SysTick_Config(SystemCoreClock / 1000);

1
hw/bsp/stm32u5/family.mk
View File

@ -20,6 +20,7 @@ SRC_C += \
$(ST_CMSIS)/Source/Templates/system_stm32$(ST_FAMILY)xx.c \
$(ST_HAL_DRIVER)/Src/stm32$(ST_FAMILY)xx_hal.c \
$(ST_HAL_DRIVER)/Src/stm32$(ST_FAMILY)xx_hal_cortex.c \
$(ST_HAL_DRIVER)/Src/stm32$(ST_FAMILY)xx_hal_icache.c \
$(ST_HAL_DRIVER)/Src/stm32$(ST_FAMILY)xx_hal_rcc.c \
$(ST_HAL_DRIVER)/Src/stm32$(ST_FAMILY)xx_hal_rcc_ex.c \
$(ST_HAL_DRIVER)/Src/stm32$(ST_FAMILY)xx_hal_pwr.c \