prototype produced
This commit is contained in:
parent
6ffa444c9a
commit
7674b46b72
|
@ -64,7 +64,7 @@ version
|
||||||
working version
|
working version
|
||||||
|
|
||||||
A:
|
A:
|
||||||
first prototype built using CircuitPro + ProtoMat S63
|
first scrape prototype built using CircuitPro + ProtoMat S63
|
||||||
bugs:
|
bugs:
|
||||||
- the hole for the USB and header pins are too wide. I hope it would create some through hole plating thanks to capillarity, but it didn't
|
- the hole for the USB and header pins are too wide. I hope it would create some through hole plating thanks to capillarity, but it didn't
|
||||||
- wider vias annulus would be a good idea
|
- wider vias annulus would be a good idea
|
||||||
|
@ -73,3 +73,8 @@ bugs:
|
||||||
- the 3.3 V on DTR can not drive the pMOS because it's switching 5.0 V, but V_GS < 1.1 V
|
- the 3.3 V on DTR can not drive the pMOS because it's switching 5.0 V, but V_GS < 1.1 V
|
||||||
- decoupling capacitors on the serial lines should improve the quality
|
- decoupling capacitors on the serial lines should improve the quality
|
||||||
- try if with less feritte beads and decoupling capacaitors PLL still works
|
- try if with less feritte beads and decoupling capacaitors PLL still works
|
||||||
|
|
||||||
|
B:
|
||||||
|
first cape prototype built using CircuitPro + ProtoMat S63
|
||||||
|
bugs:
|
||||||
|
- I used nMOS instead of pMOS, which won't work because the power connection on the phone shares ground with UART
|
||||||
|
|
|
@ -1 +1 @@
|
||||||
0
|
B
|
||||||
|
|
Binary file not shown.
Loading…
Reference in New Issue