espressif_tinyusb/hw/bsp/lpcxpresso11u68/board.mk

41 lines
1.1 KiB
Makefile
Raw Normal View History

CFLAGS += \
-mthumb \
-mabi=aapcs \
-mcpu=cortex-m0plus \
-nostdlib \
-DCORE_M0PLUS \
-D__VTOR_PRESENT=0 \
-DCFG_TUSB_MCU=OPT_MCU_LPC11UXX \
-D__USE_LPCOPEN \
2019-05-14 12:51:05 +02:00
-DCFG_TUSB_MEM_SECTION='__attribute__((section(".data.$$RAM3")))' \
-DCFG_TUSB_MEM_ALIGN='__attribute__((aligned(64)))'
# All source paths should be relative to the top level.
LD_FILE = hw/bsp/lpcxpresso11u68/lpc11u68.ld
SRC_C += \
hw/mcu/nxp/lpc_driver/lpc_chip_11u6x/src/chip_11u6x.c \
hw/mcu/nxp/lpc_driver/lpc_chip_11u6x/src/clock_11u6x.c \
hw/mcu/nxp/lpc_driver/lpc_chip_11u6x/src/gpio_11u6x.c \
hw/mcu/nxp/lpc_driver/lpc_chip_11u6x/src/iocon_11u6x.c \
hw/mcu/nxp/lpc_driver/lpc_chip_11u6x/src/syscon_11u6x.c \
hw/mcu/nxp/lpc_driver/lpc_chip_11u6x/src/sysinit_11u6x.c
INC += \
$(TOP)/hw/mcu/nxp/lpc_driver/lpc_chip_11u6x/inc
# For TinyUSB port source
VENDOR = nxp
2019-09-01 11:44:40 +02:00
CHIP_FAMILY = lpc_ip3511
# For freeRTOS port source
FREERTOS_PORT = ARM_CM0
# For flash-jlink target
JLINK_DEVICE = LPC11U68
JLINK_IF = swd
2019-09-01 16:04:43 +02:00
# flash using pyocd
flash: $(BUILD)/$(BOARD)-firmware.hex
pyocd flash -t lpc11u68 $<