esp32-s2_dfu/hw/bsp/rx63n/boards/gr_citrus/board.mk

62 lines
1.1 KiB
Makefile
Raw Normal View History

2021-03-28 09:45:53 +02:00
DEPS_SUBMODULES += hw/mcu/renesas
2021-03-04 17:38:49 +01:00
CFLAGS += \
-nostartfiles \
-ffunction-sections \
-fdata-sections \
2021-03-27 16:10:53 +01:00
-fshort-enums \
2021-03-04 17:38:49 +01:00
-mcpu=rx610 \
-misa=v1 \
-mlittle-endian-data \
-DCFG_TUSB_MCU=OPT_MCU_RX63X
# Cross Compiler for RX
CROSS_COMPILE = rx-elf-
2021-03-27 14:20:15 +01:00
RX_NEWLIB ?= 1
2021-03-04 17:38:49 +01:00
ifeq ($(CMDEXE),1)
OPTLIBINC="$(shell for /F "usebackq delims=" %%i in (`where rx-elf-gcc`) do echo %%~dpi..\rx-elf\optlibinc)"
else
OPTLIBINC=$(shell dirname `which rx-elf-gcc`)../rx-elf/optlibinc
endif
2021-03-27 14:20:15 +01:00
ifeq ($(RX_NEWLIB),1)
CFLAGS += -DSSIZE_MAX=__INT_MAX__
else
2021-03-27 11:12:34 +01:00
# setup for optlib
CFLAGS += -nostdinc \
-isystem $(OPTLIBINC) \
-DLWIP_NO_INTTYPES_H
2021-03-04 17:38:49 +01:00
2021-03-27 11:12:34 +01:00
LIBS += -loptc -loptm
endif
2021-03-04 17:38:49 +01:00
MCU_DIR = hw/mcu/renesas/rx63n
# All source paths should be relative to the top level.
2021-03-29 18:54:44 +02:00
LD_FILE = $(BOARD_PATH)/r5f5631fd.ld
2021-03-04 17:38:49 +01:00
SRC_C += \
2021-03-23 16:53:55 +01:00
src/portable/renesas/usba/dcd_usba.c \
2021-03-04 17:38:49 +01:00
$(MCU_DIR)/vects.c
INC += \
2021-03-29 18:54:44 +02:00
$(TOP)/$(BOARD_PATH) \
2021-03-04 17:38:49 +01:00
$(TOP)/$(MCU_DIR)
SRC_S += $(MCU_DIR)/start.S
# For freeRTOS port source
FREERTOS_PORT = RX600
# For flash-jlink target
JLINK_DEVICE = R5F5631F
JLINK_IF = JTAG
# For flash-pyocd target
PYOCD_TARGET =
# flash using jlink
flash: flash-jlink