esp32-s2_dfu/src/portable/raspberrypi/rp2040/rp2040_usb.c

300 lines
9.4 KiB
C
Raw Normal View History

2021-01-20 02:52:07 +01:00
/*
* The MIT License (MIT)
*
* Copyright (c) 2020 Raspberry Pi (Trading) Ltd.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
* THE SOFTWARE.
*
* This file is part of the TinyUSB stack.
*/
2021-01-27 07:04:38 +01:00
#include "tusb_option.h"
#if CFG_TUSB_MCU == OPT_MCU_RP2040
2021-01-20 02:52:07 +01:00
#include <stdlib.h>
#include "rp2040_usb.h"
// Direction strings for debug
const char *ep_dir_string[] = {
"out",
"in",
};
static inline void _hw_endpoint_lock_update(struct hw_endpoint *ep, int delta) {
// todo add critsec as necessary to prevent issues between worker and IRQ...
// note that this is perhaps as simple as disabling IRQs because it would make
// sense to have worker and IRQ on same core, however I think using critsec is about equivalent.
}
void _hw_endpoint_xfer_sync(struct hw_endpoint *ep);
void _hw_endpoint_start_next_buffer(struct hw_endpoint *ep);
2021-01-20 02:52:07 +01:00
//--------------------------------------------------------------------+
//
//--------------------------------------------------------------------+
2021-01-20 02:52:07 +01:00
void rp2040_usb_init(void)
{
// Reset usb controller
reset_block(RESETS_RESET_USBCTRL_BITS);
unreset_block_wait(RESETS_RESET_USBCTRL_BITS);
// Clear any previous state just in case
memset(usb_hw, 0, sizeof(*usb_hw));
memset(usb_dpram, 0, sizeof(*usb_dpram));
// Mux the controller to the onboard usb phy
2021-06-11 12:05:49 +02:00
usb_hw->muxing = USB_USB_MUXING_TO_PHY_BITS | USB_USB_MUXING_SOFTCON_BITS;
// Force VBUS detect so the device thinks it is plugged into a host
// TODO support VBUs detect
2021-06-11 12:05:49 +02:00
usb_hw->pwr = USB_USB_PWR_VBUS_DETECT_BITS | USB_USB_PWR_VBUS_DETECT_OVERRIDE_EN_BITS;
2021-01-20 02:52:07 +01:00
}
void hw_endpoint_reset_transfer(struct hw_endpoint *ep)
{
ep->stalled = false;
ep->active = false;
2021-02-26 08:05:08 +01:00
#if TUSB_OPT_HOST_ENABLED
2021-01-20 02:52:07 +01:00
ep->sent_setup = false;
#endif
ep->remaining_len = 0;
ep->xferred_len = 0;
2021-01-20 02:52:07 +01:00
ep->transfer_size = 0;
ep->user_buf = 0;
}
void _hw_endpoint_buffer_control_update32(struct hw_endpoint *ep, uint32_t and_mask, uint32_t or_mask) {
uint32_t value = 0;
if (and_mask) {
value = *ep->buffer_control & and_mask;
}
if (or_mask) {
value |= or_mask;
if (or_mask & USB_BUF_CTRL_AVAIL) {
if (*ep->buffer_control & USB_BUF_CTRL_AVAIL) {
panic("ep %d %s was already available", tu_edpt_number(ep->ep_addr), ep_dir_string[tu_edpt_dir(ep->ep_addr)]);
2021-01-20 02:52:07 +01:00
}
*ep->buffer_control = value & ~USB_BUF_CTRL_AVAIL;
// 12 cycle delay.. (should be good for 48*12Mhz = 576Mhz)
// Don't need delay in host mode as host is in charge
2021-02-26 08:05:08 +01:00
#if !TUSB_OPT_HOST_ENABLED
2021-01-20 02:52:07 +01:00
__asm volatile (
"b 1f\n"
"1: b 1f\n"
"1: b 1f\n"
"1: b 1f\n"
"1: b 1f\n"
"1: b 1f\n"
"1:\n"
: : : "memory");
#endif
}
}
*ep->buffer_control = value;
}
//static void prepare_ep_buf(struct hw_endpoint *ep, uint8_t buf_id)
//{
// uint16_t buflen = tu_min16(ep->remaining_len, ep->wMaxPacketSize);
//
//
//}
2021-06-11 12:05:49 +02:00
// Prepare buffer control register value
2021-01-20 02:52:07 +01:00
void _hw_endpoint_start_next_buffer(struct hw_endpoint *ep)
{
2021-06-11 12:05:49 +02:00
uint32_t ep_ctrl = *ep->endpoint_control;
uint32_t buf_ctrl;
// Buffer 0
ep->transfer_size = tu_min16(ep->remaining_len, ep->wMaxPacketSize);
ep->remaining_len -= ep->transfer_size;
2021-06-11 12:05:49 +02:00
buf_ctrl = ep->transfer_size | USB_BUF_CTRL_AVAIL;
if ( !ep->rx )
{
// Copy data from user buffer to hw buffer
memcpy(ep->hw_data_buf, ep->user_buf, ep->transfer_size);
ep->user_buf += ep->transfer_size;
2021-06-11 12:05:49 +02:00
// Mark as full
buf_ctrl |= USB_BUF_CTRL_FULL;
}
// PID
buf_ctrl |= ep->next_pid ? USB_BUF_CTRL_DATA1_PID : USB_BUF_CTRL_DATA0_PID;
ep->next_pid ^= 1u;
// Buffer 1
ep->buf_1_len = tu_min16(ep->remaining_len, ep->wMaxPacketSize);
ep->remaining_len -= ep->buf_1_len;
2021-06-11 12:05:49 +02:00
if (ep->buf_1_len)
{
buf_ctrl |= (ep->buf_1_len | USB_BUF_CTRL_AVAIL) << 16;
buf_ctrl |= (ep->next_pid ? USB_BUF_CTRL_DATA1_PID : USB_BUF_CTRL_DATA0_PID) << 16;
2021-01-20 02:52:07 +01:00
ep->next_pid ^= 1u;
2021-06-11 12:05:49 +02:00
if ( !ep->rx )
{
2021-06-11 12:05:49 +02:00
// Copy data from user buffer to hw buffer
memcpy(ep->hw_data_buf+64, ep->user_buf, ep->buf_1_len);
ep->user_buf += ep->buf_1_len;
}
2021-06-11 12:05:49 +02:00
// Set endpoint control double buffered bit if needed
ep_ctrl &= ~EP_CTRL_INTERRUPT_PER_BUFFER;
ep_ctrl |= EP_CTRL_DOUBLE_BUFFERED_BITS | EP_CTRL_INTERRUPT_PER_DOUBLE_BUFFER;
}else
{
ep_ctrl &= ~(EP_CTRL_DOUBLE_BUFFERED_BITS | EP_CTRL_INTERRUPT_PER_DOUBLE_BUFFER);
ep_ctrl |= EP_CTRL_INTERRUPT_PER_BUFFER;
}
*ep->endpoint_control = ep_ctrl;
2021-02-26 08:05:08 +01:00
#if TUSB_OPT_HOST_ENABLED
2021-06-11 12:05:49 +02:00
// Is this the last buffer? Only really matters for host mode. Will trigger
// the trans complete irq but also stop it polling. We only really care about
// trans complete for setup packets being sent
if (ep->remaining_len == 0)
2021-06-11 12:05:49 +02:00
{
buf_ctrl |= USB_BUF_CTRL_LAST << (ep->buf_1_len ? 16 : 0);
}
#endif
2021-01-20 02:52:07 +01:00
2021-06-11 12:05:49 +02:00
print_bufctrl32(buf_ctrl);
// Finally, write to buffer_control which will trigger the transfer
// the next time the controller polls this dpram address
_hw_endpoint_buffer_control_set_value32(ep, buf_ctrl);
2021-01-20 02:52:07 +01:00
}
void hw_endpoint_xfer_start(struct hw_endpoint *ep, uint8_t *buffer, uint16_t total_len)
2021-01-20 02:52:07 +01:00
{
2021-06-11 12:05:49 +02:00
_hw_endpoint_lock_update(ep, 1);
pico_trace("Start transfer of total len %d on ep %d %s\n", total_len, tu_edpt_number(ep->ep_addr),
ep_dir_string[tu_edpt_dir(ep->ep_addr)]);
if ( ep->active )
{
// TODO: Is this acceptable for interrupt packets?
pico_warn("WARN: starting new transfer on already active ep %d %s\n", tu_edpt_number(ep->ep_addr),
ep_dir_string[tu_edpt_dir(ep->ep_addr)]);
hw_endpoint_reset_transfer(ep);
}
// Fill in info now that we're kicking off the hw
ep->remaining_len = total_len;
ep->xferred_len = 0;
ep->active = true;
ep->user_buf = buffer;
2021-06-11 12:05:49 +02:00
_hw_endpoint_start_next_buffer(ep);
_hw_endpoint_lock_update(ep, -1);
2021-01-20 02:52:07 +01:00
}
static void sync_ep_buf(struct hw_endpoint *ep, uint8_t buf_id)
2021-01-20 02:52:07 +01:00
{
uint32_t buf_ctrl = _hw_endpoint_buffer_control_get_value32(ep);
if (buf_id) buf_ctrl = buf_ctrl >> 16;
2021-06-11 12:05:49 +02:00
uint16_t xferred_bytes = buf_ctrl & USB_BUF_CTRL_LEN_MASK;
2021-06-11 12:05:49 +02:00
if ( !ep->rx )
{
// We are continuing a transfer here. If we are TX, we have successfully
// sent some data can increase the length we have sent
2021-06-11 12:05:49 +02:00
assert(!(buf_ctrl & USB_BUF_CTRL_FULL));
ep->xferred_len += xferred_bytes;
}else
2021-06-11 12:05:49 +02:00
{
// If we have received some data, so can increase the length
// we have received AFTER we have copied it to the user buffer at the appropriate offset
2021-06-11 12:05:49 +02:00
assert(buf_ctrl & USB_BUF_CTRL_FULL);
memcpy(ep->user_buf, ep->hw_data_buf + buf_id*64, xferred_bytes);
ep->xferred_len += xferred_bytes;
ep->user_buf += xferred_bytes;
2021-06-11 12:05:49 +02:00
}
// Short packet
// TODO what if we prepare double buffered but receive short packet on buffer 0 !!!
// would the buffer status or trans complete interrupt is triggered
if (xferred_bytes < ep->wMaxPacketSize)
2021-06-11 12:05:49 +02:00
{
pico_trace("Short rx transfer\n");
// Reduce total length as this is last packet
ep->remaining_len = 0;
2021-06-11 12:05:49 +02:00
}
2021-01-20 02:52:07 +01:00
}
void _hw_endpoint_xfer_sync (struct hw_endpoint *ep)
{
// Update hw endpoint struct with info from hardware
// after a buff status interrupt
// always sync buffer 0
sync_ep_buf(ep, 0);
// sync buffer 1 if double buffered
if ( (*ep->endpoint_control) & EP_CTRL_DOUBLE_BUFFERED_BITS )
{
sync_ep_buf(ep, 1);
}
}
2021-01-20 02:52:07 +01:00
// Returns true if transfer is complete
bool hw_endpoint_xfer_continue(struct hw_endpoint *ep)
2021-01-20 02:52:07 +01:00
{
_hw_endpoint_lock_update(ep, 1);
// Part way through a transfer
if (!ep->active)
{
panic("Can't continue xfer on inactive ep %d %s", tu_edpt_number(ep->ep_addr), ep_dir_string);
2021-01-20 02:52:07 +01:00
}
// Update EP struct from hardware state
_hw_endpoint_xfer_sync(ep);
// Now we have synced our state with the hardware. Is there more data to transfer?
// If we are done then notify tinyusb
if (ep->remaining_len == 0)
2021-01-20 02:52:07 +01:00
{
pico_trace("Completed transfer of %d bytes on ep %d %s\n",
ep->xferred_len, tu_edpt_number(ep->ep_addr), ep_dir_string[tu_edpt_dir(ep->ep_addr)]);
// Notify caller we are done so it can notify the tinyusb stack
2021-01-20 02:52:07 +01:00
_hw_endpoint_lock_update(ep, -1);
return true;
}
else
{
_hw_endpoint_start_next_buffer(ep);
}
_hw_endpoint_lock_update(ep, -1);
// More work to do
return false;
}
2021-01-27 07:04:38 +01:00
#endif