brd: complete routing

This commit is contained in:
King Kévin 2024-03-15 01:54:25 +01:00
parent 914cb369cf
commit 07f98bf5cf
3 changed files with 13258 additions and 8893 deletions

File diff suppressed because it is too large Load Diff

View File

@ -34,9 +34,9 @@
"other_text_thickness": 0.15, "other_text_thickness": 0.15,
"other_text_upright": false, "other_text_upright": false,
"pads": { "pads": {
"drill": 0.0, "drill": 0.65,
"height": 6.1, "height": 0.7,
"width": 2.4 "width": 0.7
}, },
"silk_line_width": 0.15, "silk_line_width": 0.15,
"silk_text_italic": false, "silk_text_italic": false,
@ -82,7 +82,7 @@
"items_not_allowed": "error", "items_not_allowed": "error",
"length_out_of_range": "error", "length_out_of_range": "error",
"lib_footprint_issues": "warning", "lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning", "lib_footprint_mismatch": "ignore",
"malformed_courtyard": "error", "malformed_courtyard": "error",
"microvia_drill_out_of_range": "error", "microvia_drill_out_of_range": "error",
"missing_courtyard": "warning", "missing_courtyard": "warning",
@ -92,12 +92,12 @@
"padstack": "error", "padstack": "error",
"pth_inside_courtyard": "ignore", "pth_inside_courtyard": "ignore",
"shorting_items": "error", "shorting_items": "error",
"silk_edge_clearance": "warning", "silk_edge_clearance": "ignore",
"silk_over_copper": "warning", "silk_over_copper": "warning",
"silk_overlap": "warning", "silk_overlap": "warning",
"skew_out_of_range": "error", "skew_out_of_range": "error",
"solder_mask_bridge": "error", "solder_mask_bridge": "error",
"starved_thermal": "error", "starved_thermal": "warning",
"text_height": "warning", "text_height": "warning",
"text_thickness": "warning", "text_thickness": "warning",
"through_hole_pad_without_hole": "error", "through_hole_pad_without_hole": "error",
@ -176,6 +176,7 @@
], ],
"track_widths": [ "track_widths": [
0.0, 0.0,
0.15,
0.2, 0.2,
0.3, 0.3,
0.5 0.5
@ -186,12 +187,12 @@
"drill": 0.0 "drill": 0.0
}, },
{ {
"diameter": 0.3, "diameter": 0.6,
"drill": 0.6 "drill": 0.3
}, },
{ {
"diameter": 0.4, "diameter": 0.8,
"drill": 0.8 "drill": 0.4
} }
], ],
"zones_allow_external_fillets": false, "zones_allow_external_fillets": false,
@ -482,7 +483,20 @@
}, },
"net_colors": null, "net_colors": null,
"netclass_assignments": null, "netclass_assignments": null,
"netclass_patterns": [] "netclass_patterns": [
{
"netclass": "Thick",
"pattern": "+3.3V"
},
{
"netclass": "Thick",
"pattern": "/VBUS"
},
{
"netclass": "Thick",
"pattern": "GNDPWR"
}
]
}, },
"pcbnew": { "pcbnew": {
"last_paths": { "last_paths": {

View File

@ -3391,7 +3391,7 @@
(effects (font (size 1.27 1.27)) (justify left bottom)) (effects (font (size 1.27 1.27)) (justify left bottom))
(uuid c5021a19-8743-43ed-afaa-12a112d46b19) (uuid c5021a19-8743-43ed-afaa-12a112d46b19)
) )
(label "DCC1" (at 106.68 85.09 0) (fields_autoplaced) (label "DCC2" (at 106.68 85.09 0) (fields_autoplaced)
(effects (font (size 1.27 1.27)) (justify left bottom)) (effects (font (size 1.27 1.27)) (justify left bottom))
(uuid c645fd87-f5e1-4549-b25e-d13c23ede971) (uuid c645fd87-f5e1-4549-b25e-d13c23ede971)
) )