add USBCL6-2 ESD protection
This commit is contained in:
parent
c92de718f0
commit
27b1bbf24a
52
diode/diode_tvs_st_usblc6-2.yaml
Normal file
52
diode/diode_tvs_st_usblc6-2.yaml
Normal file
@ -0,0 +1,52 @@
|
||||
name: USBLC6-2
|
||||
variations: SC6, P6
|
||||
description: ESD protection, 2 data-line
|
||||
datasheet: https://www.st.com/resource/en/datasheet/usblc6-2.pdf
|
||||
|
||||
pinout:
|
||||
IO:
|
||||
IO1_1: 1
|
||||
IO1_2: 6
|
||||
IO2_1: 3
|
||||
IO2_2: 4
|
||||
GND: 2
|
||||
VBUS: 5
|
||||
|
||||
properties:
|
||||
passive: IO
|
||||
power: VBUS
|
||||
ground: GND
|
||||
|
||||
schematic:
|
||||
symbol: twin-diode
|
||||
options: TVS
|
||||
left: IO1_1, IO2_1
|
||||
right: IO1_2, IO2_2
|
||||
top: VBUS
|
||||
bottom: GND
|
||||
|
||||
housing@SC6:
|
||||
suffix: SC6
|
||||
pattern: SOT23
|
||||
leadCount: 6
|
||||
bodyWidth: 1.50-1.75 # E
|
||||
bodyLength: 2.80-3.05 # D
|
||||
height: 0.90-1.45 # A
|
||||
pitch: 0.95 # e
|
||||
leadWidth: 0.35-0.50 # b
|
||||
leadLength: 0.10-0.60 # L
|
||||
leadHeight: 0.0-0.1 # A1
|
||||
leadSpan: 2.6-3.0 # H
|
||||
|
||||
housing@P6:
|
||||
suffix: P6
|
||||
pattern: SOTFL
|
||||
leadCount: 6
|
||||
bodyWidth: 1.10-1.30 # E1
|
||||
bodyLength: 1.50-1.70 # D
|
||||
height: 0.45-0.60 # A
|
||||
pitch: 0.50 # e
|
||||
leadWidth: 0.19-0.34 # b1
|
||||
leadLength: 0.10-0.30 # L2
|
||||
leadHeight: 0.08-0.18 # A3
|
||||
leadSpan: 1.50-1.70 # E
|
Loading…
Reference in New Issue
Block a user