50 lines
1.4 KiB
Makefile
50 lines
1.4 KiB
Makefile
SDK_DIR = hw/mcu/nxp/mcux-sdk
|
|
DEPS_SUBMODULES += $(SDK_DIR) lib/CMSIS_5
|
|
|
|
include $(TOP)/$(BOARD_PATH)/board.mk
|
|
CPU_CORE ?= cortex-m4
|
|
MCU_DIR = $(SDK_DIR)/devices/$(MCU_VARIANT)
|
|
|
|
CFLAGS += \
|
|
-flto \
|
|
-DCFG_TUSB_MCU=OPT_MCU_LPC54XXX \
|
|
-DCFG_TUSB_MEM_ALIGN='__attribute__((aligned(64)))' \
|
|
|
|
ifeq ($(PORT), 1)
|
|
$(info "PORT1 High Speed")
|
|
CFLAGS += -DBOARD_TUD_MAX_SPEED=OPT_MODE_HIGH_SPEED
|
|
CFLAGS += -DBOARD_TUD_RHPORT=1
|
|
# LPC55 Highspeed Port1 can only write to USB_SRAM region
|
|
CFLAGS += -DCFG_TUSB_MEM_SECTION='__attribute__((section("m_usb_global")))'
|
|
else
|
|
$(info "PORT0 Full Speed")
|
|
endif
|
|
|
|
# mcu driver cause following warnings
|
|
CFLAGS += -Wno-error=unused-parameter
|
|
|
|
LDFLAGS_GCC += -specs=nosys.specs -specs=nano.specs
|
|
|
|
SRC_C += \
|
|
src/portable/nxp/lpc_ip3511/dcd_lpc_ip3511.c \
|
|
$(MCU_DIR)/system_$(MCU_CORE).c \
|
|
$(MCU_DIR)/drivers/fsl_clock.c \
|
|
$(MCU_DIR)/drivers/fsl_power.c \
|
|
$(MCU_DIR)/drivers/fsl_reset.c \
|
|
$(SDK_DIR)/drivers/lpc_gpio/fsl_gpio.c \
|
|
$(SDK_DIR)/drivers/flexcomm/fsl_flexcomm.c \
|
|
$(SDK_DIR)/drivers/flexcomm/fsl_usart.c \
|
|
$(SDK_DIR)/drivers/common/fsl_common_arm.c
|
|
|
|
INC += \
|
|
$(TOP)/$(BOARD_PATH) \
|
|
$(TOP)/lib/CMSIS_5/CMSIS/Core/Include \
|
|
$(TOP)/$(MCU_DIR) \
|
|
$(TOP)/$(MCU_DIR)/drivers \
|
|
$(TOP)/$(SDK_DIR)/drivers/common \
|
|
$(TOP)/$(SDK_DIR)/drivers/flexcomm \
|
|
$(TOP)/$(SDK_DIR)/drivers/lpc_iocon \
|
|
$(TOP)/$(SDK_DIR)/drivers/lpc_gpio
|
|
|
|
SRC_S += $(MCU_DIR)/gcc/startup_$(MCU_CORE).S
|