add 4052 2x 4:1 multiplexer
This commit is contained in:
parent
d81fc4ce27
commit
e52d5c49ac
55
ic/multiplexer_74hc4052.yaml
Normal file
55
ic/multiplexer_74hc4052.yaml
Normal file
@ -0,0 +1,55 @@
|
||||
name: 74HC4052
|
||||
variations: PDIP, SOIC, SSOP
|
||||
description: High-Speed CMOS Logic Dual 4:1 Analog Multiplexer/Demultiplexer
|
||||
datasheet: https://www.ti.com/lit/ds/symlink/cd74hc4052.pdf
|
||||
|
||||
pinout:
|
||||
SWITCH:
|
||||
S0: 10
|
||||
S1: 9
|
||||
COMMON:
|
||||
1Z: 13
|
||||
2Z: 3
|
||||
MULTIPLEXED:
|
||||
1Y:
|
||||
1Y0: 12
|
||||
1Y1: 14
|
||||
1Y2: 15
|
||||
1Y3: 11
|
||||
2Y:
|
||||
2Y0: 1
|
||||
2Y1: 5
|
||||
2Y2: 2
|
||||
2Y3: 4
|
||||
~E: 6
|
||||
POWER:
|
||||
VCC: 16
|
||||
VEE: 7
|
||||
GND: 8
|
||||
|
||||
properties:
|
||||
analog: COMMON, MULTIPLEXED
|
||||
in: SWITCH, ~E
|
||||
power: POWER
|
||||
ground: GND
|
||||
inverted: ~E
|
||||
|
||||
schematic:
|
||||
symbol: IC
|
||||
left: 1Z, 2Z, SWITCH, ~E
|
||||
right: 1Y, 2Y
|
||||
top: VCC
|
||||
bottom: GND, VEE
|
||||
|
||||
housing@PDIP:
|
||||
suffix: E
|
||||
outline: JEDEC MS-001 BB
|
||||
|
||||
housing@SOIC:
|
||||
suffix: M
|
||||
outline: JEDEC MS-012 AC
|
||||
|
||||
housing@SSOP:
|
||||
suffix: PW
|
||||
outline: JEDEC MO-153 AB
|
||||
|
Loading…
Reference in New Issue
Block a user