busvoodoo_hardware/BusVoodoo.sch

3714 lines
85 KiB
Plaintext
Raw Normal View History

2017-10-16 10:01:35 +02:00
v 20150930 2
C 72000 33000 1 0 0 title.sym
2017-10-16 10:01:35 +02:00
{
T 73000 33700 5 10 1 1 0 0 1
2017-10-16 10:01:35 +02:00
date=$Date$
T 76500 33700 5 10 1 1 0 0 1
2017-10-16 10:01:35 +02:00
org=CuVoodoo
T 76500 33400 5 10 1 1 0 0 1
2017-10-16 10:01:35 +02:00
authors=King Kévin
T 75500 34200 5 14 1 1 0 4 1
2017-10-16 10:01:35 +02:00
title=BusVoodoo
T 73000 33400 5 10 1 1 0 0 1
2017-10-16 10:01:35 +02:00
version=$Version$
T 73000 33100 5 10 1 1 0 0 1
2017-10-16 10:01:35 +02:00
revision=$Revision$
T 76500 33100 5 10 1 1 0 0 1
2017-10-16 10:01:35 +02:00
licence=CERN OHL v.1.2
T 72000 34800 5 10 0 0 0 0 1
2017-10-16 10:01:35 +02:00
device=none
T 72000 35000 5 10 0 0 0 0 1
2017-10-16 10:01:35 +02:00
footprint=none
}
C 49000 33500 1 0 0 ic_mcu_st_STM32F103RC.sym
2017-10-27 18:55:30 +02:00
{
T 49300 43600 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=U2
T 59300 43600 5 10 1 1 0 6 1
2017-10-27 18:55:30 +02:00
value=STM32F103RC
T 56300 40800 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
note=has internal pull-up on NRST, SWDIO; has internal pull-down on SWCLK
T 49000 33500 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
note=only pins PA8-PA15, PB2-PB4, PB6-PB15, PC6-PC12, and PD0-PD2 are 5V tolerant
T 49000 33500 5 10 0 0 0 0 1
alternatives=STM32F103RCT7;STM32F103RDT6;STM32F103RDT7;STM32F103RET6;STM32F103RET7
T 49000 33500 5 10 0 0 0 0 1
aliexpress-id=32825874491
2017-10-27 18:55:30 +02:00
}
C 61900 33800 1 90 0 crystal-1.sym
2017-10-27 18:55:30 +02:00
{
T 61400 34000 5 10 0 0 90 0 1
2017-10-27 18:55:30 +02:00
device=CRYSTAL
T 62000 34200 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=U3
T 61200 34000 5 10 0 0 90 0 1
2017-10-27 18:55:30 +02:00
symversion=0.1
T 62000 34000 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=8MHz
T 61900 33800 5 10 0 0 90 0 1
2017-10-27 18:55:30 +02:00
footprint=crystal_8MHz_abracon_ABM3
T 61900 33800 5 10 0 0 90 0 1
2017-10-27 18:55:30 +02:00
description=quartz crystal resonator, 8 MHz, 30ppm, 18pF, SMD
T 61900 34200 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
note=ideally there would be a 5-6x ESR resistor on OSC_OUT, but this is not mandatory and we want to save space
T 61900 33800 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
manufacturer=Abracon
T 61900 33800 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=ABM3
T 61900 33800 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
manufacturer-id=ABM3-8.000MHZ-D2Y-T
T 61900 33800 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
digikey-id=535-10630-1-ND
T 61900 33800 5 10 0 0 0 0 1
octopart-id=025fca493e8add98
T 61900 33800 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
mouser-id=815-ABM3-8-D2Y-T
T 61900 33800 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
farnell-id=2101329
T 61900 33800 5 10 0 0 0 0 1
category=clock
T 61900 33800 5 10 0 0 0 0 1
datasheet=http://www.abracon.com/Resonators/abm3.pdf
T 61900 33800 5 10 0 0 0 0 1
alternatives==SMD 5032,=8MHz,=18pF,<=30ppm
T 61900 33800 5 10 0 0 0 0 1
aliexpress-id=32436591077
2017-10-27 18:55:30 +02:00
}
C 62000 34300 1 0 0 capacitor-1.sym
2017-10-27 18:55:30 +02:00
{
T 62200 35000 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=CAPACITOR
T 62000 34700 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=C9
T 62200 35200 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
symversion=0.1
T 62600 34700 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=18pF
T 62000 34300 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
footprint=CAPC1608N
T 62000 34300 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
note=capacicance should match the crystal speicification
T 62000 34300 5 10 0 1 0 0 1
category=passive
T 62000 34300 5 10 0 1 0 0 1
alternatives==MLCC,=SMD 1608,=18pF,>=6.3V,<=5%
T 62000 34300 5 10 0 1 0 0 1
mouser-id=77-VJ0603A180JXACBC
T 62000 34300 5 10 0 1 0 0 1
digikey-id=1276-1089-1-ND
2017-10-27 18:55:30 +02:00
}
C 62000 33600 1 0 0 capacitor-1.sym
2017-10-27 18:55:30 +02:00
{
T 62200 34300 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=CAPACITOR
T 62000 33500 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=C10
T 62200 34500 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
symversion=0.1
T 62600 33500 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=18pF
T 62000 33600 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
footprint=CAPC1608N
T 62000 33600 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
note=capacicance should match the crystal speicification
T 62000 33600 5 10 0 1 0 0 1
category=passive
T 62000 33600 5 10 0 1 0 0 1
alternatives==MLCC,=SMD 1608,=18pF,>=6.3V,<=5%
T 62000 33600 5 10 0 1 0 0 1
mouser-id=77-VJ0603A180JXACBC
T 62000 33600 5 10 0 1 0 0 1
digikey-id=1276-1089-1-ND
2017-10-27 18:55:30 +02:00
}
N 62900 34500 63200 34500 4
N 62900 33800 63200 33800 4
C 51700 49300 1 0 0 header8-2.sym
2017-10-27 18:55:30 +02:00
{
T 51700 50900 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
device=HEADER8
T 52300 51000 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=P2
T 52100 49100 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=PROG
T 52600 49600 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
note=ideally there would be protecting current limiting resistors on the UART and SWD pins, but we want to save space and trust the developer to connect sane devices
T 51700 49300 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
footprint=connector_2mm-2x4-throughhole_N
T 51700 49300 5 10 0 0 0 0 1
category=connector
T 51700 49300 5 10 0 0 0 0 1
description=2x4 pins header, 2mm
T 51700 49300 5 10 0 0 0 0 1
note=the 2 mm pitch saves space on the PCB and allows the case to be close even with the header populated due to the reduced height
2017-10-27 18:55:30 +02:00
}
C 49000 40700 1 180 0 output-2.sym
2017-10-27 18:55:30 +02:00
{
T 48100 40600 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=TX
T 48800 40000 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 40500 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
net=TX:1
}
C 47600 40200 1 0 0 input-2.sym
2017-10-27 18:55:30 +02:00
{
T 48100 40300 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=RX
T 48200 40900 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 47600 40400 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
net=RX:1
}
C 49000 39500 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 39400 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=SWDIO
T 48800 38900 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 39300 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
net=SWDIO:1
}
C 47600 39000 1 0 0 input-2.sym
2017-10-27 18:55:30 +02:00
{
T 48100 39100 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=SWCLK
T 48200 39700 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 47600 39200 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
net=SWCLK:1
}
C 44900 49100 1 0 0 connector_usb-mini-b_edac_690-005-299-043.sym
2017-10-27 18:55:30 +02:00
{
T 44900 50700 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
device=USB
T 46000 50700 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=P1
T 45700 49200 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=mini-B
T 44900 52500 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
footprint=connector_usb-mini-b_edac_690-005-299-043.fp
T 44900 49100 5 10 0 0 0 0 1
aliexpress-id=32672616844
T 44900 49100 5 10 0 0 0 0 1
alternatives=compatible footprint
2017-10-27 18:55:30 +02:00
}
C 46600 49100 1 0 0 gnd-1.sym
C 47100 50100 1 0 0 resistor-1.sym
2017-10-27 18:55:30 +02:00
{
T 47400 50500 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=RESISTOR
T 47400 50400 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=R1
T 47800 50400 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=22R
T 47700 50200 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
note=USB D+/D- 15-38R termination resistors
T 47100 50100 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
footprint=RESC1608N
T 47100 50100 5 10 0 1 0 0 1
category=passive
T 47100 50100 5 10 0 1 0 0 1
alternatives==SMD 1608,15-38R,>=100mW,<=10%
T 47100 50100 5 10 0 1 0 0 1
mouser-id=652-CR0603-JW-220ELF
T 47100 50100 5 10 0 1 0 0 1
digikey-id=311-22GRCT-ND
T 47100 50100 5 10 0 1 0 0 1
description=resistor
2017-10-27 18:55:30 +02:00
}
C 47100 49900 1 0 0 resistor-1.sym
2017-10-27 18:55:30 +02:00
{
T 47400 50300 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=RESISTOR
T 47200 49700 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=R2
T 47600 49700 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=22R
T 47700 50000 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
note=USB D+/D- 15-38R termination resistors
T 47100 49900 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
footprint=RESC1608N
T 47100 49900 5 10 0 1 0 0 1
category=passive
T 47100 49900 5 10 0 1 0 0 1
alternatives==SMD 1608,15-38R,>=100mW,<=10%
T 47100 49900 5 10 0 1 0 0 1
mouser-id=652-CR0603-JW-220ELF
T 47100 49900 5 10 0 1 0 0 1
digikey-id=311-22GRCT-ND
T 47100 49900 5 10 0 1 0 0 1
description=resistor
2017-10-27 18:55:30 +02:00
}
C 47100 49400 1 0 0 resistor-1.sym
2017-10-27 18:55:30 +02:00
{
T 47400 49800 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=RESISTOR
T 47200 49200 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=R3
T 47600 49200 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=1k5
T 47500 49400 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
note=USB2.0 full speed indication
T 47100 49400 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
footprint=RESC1608N
T 47100 49400 5 10 0 1 0 0 1
digikey-id=311-1.50KHRCT-ND
T 47100 49400 5 10 0 1 0 0 1
mouser-id=603-RC0603FR-071K5L
T 47100 49400 5 10 0 1 0 0 1
alternatives==SMD 1608,=1.5k,>=0.1W,<=1%
T 47100 49400 5 10 0 1 0 0 1
category=passive
T 47100 49400 5 10 0 1 0 0 1
description=resistor
2017-10-27 18:55:30 +02:00
}
C 48100 49500 1 0 0 3.3V-plus-1.sym
C 48000 50100 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48900 50100 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=USB_D-
T 48200 50700 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48900 50300 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
net=USB_D-:1
}
C 46500 49700 1 0 0 nc-right-1.sym
2017-10-27 18:55:30 +02:00
{
T 46600 50200 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
value=NoConnection
T 46600 50400 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=DRC_Directive
}
C 48000 49900 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48900 49900 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=USB_D+
T 48200 50500 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48900 50100 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
net=USB_D+:1
}
N 46300 50400 46700 50400 4
N 46700 50400 46700 50900 4
N 46500 50200 47100 50200 4
N 46500 50000 47100 50000 4
N 47100 50000 47100 49500 4
N 48000 49500 48300 49500 4
N 46500 49600 46700 49600 4
N 46700 49600 46700 49400 4
C 45500 48800 1 0 0 gnd-1.sym
C 49000 39800 1 180 0 io-1.sym
{
T 48100 39700 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=USB_D+
T 48800 39200 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 39600 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
net=USB_D+:1
}
C 49000 40100 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 40000 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=USB_D-
T 48800 39500 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 39900 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
net=USB_D-:1
}
C 59900 43200 1 90 0 gnd-1.sym
C 59900 42600 1 90 0 gnd-1.sym
C 59900 42000 1 90 0 gnd-1.sym
C 59900 41400 1 90 0 gnd-1.sym
C 59900 40800 1 90 0 gnd-1.sym
C 59600 40500 1 270 0 3.3V-plus-1.sym
C 63100 33500 1 0 0 gnd-1.sym
C 52400 47300 1 0 0 3.3V-plus-1.sym
C 52500 45200 1 0 0 gnd-1.sym
C 49000 36500 1 180 0 output-2.sym
{
T 48100 36400 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=OLED_SCL
T 48800 35800 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 36300 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
net=OLED_SCL:1
}
C 49000 36200 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 36100 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=OLED_SDA
T 48800 35600 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 36000 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
net=OLED_SDA:1
}
2017-12-05 14:13:27 +01:00
C 70700 48900 1 0 0 header10-2.sym
2017-10-27 18:55:30 +02:00
{
2017-12-05 14:13:27 +01:00
T 70700 50900 5 10 0 1 0 0 1
2017-10-27 18:55:30 +02:00
device=HEADER10
2017-12-05 14:13:27 +01:00
T 71300 51000 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
refdes=P3
2017-12-05 14:13:27 +01:00
T 71300 48700 5 10 1 1 0 0 1
2017-10-27 18:55:30 +02:00
value=I/O
2017-12-05 14:13:27 +01:00
T 71300 50500 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
footprint=connector_idc-2x5-side
2017-12-05 14:13:27 +01:00
T 70700 48900 5 10 0 0 0 0 1
note=populated sideways with notch on top
2017-12-05 14:13:27 +01:00
T 70700 48900 5 10 0 0 0 0 1
aliexpress-id=32658384492
2017-12-05 14:13:27 +01:00
T 70700 48900 5 10 0 0 0 0 1
description=2x5 pins header, 2.54mm, IDC, straight, male, shrouded
2017-12-05 14:13:27 +01:00
T 70700 48900 5 10 0 0 0 0 1
alternatives=see description
2017-12-05 14:13:27 +01:00
T 70700 48900 5 10 0 0 0 0 1
category=connector
2017-10-27 18:55:30 +02:00
}
N 59600 34300 61500 34300 4
N 61500 34500 62000 34500 4
C 59600 35800 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 60500 35900 5 10 1 1 0 1 1
2017-10-27 18:55:30 +02:00
value=SDIO_D3/UART_RX
T 59800 36400 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 60500 36000 5 10 0 0 0 0 1
2017-12-01 09:35:26 +01:00
net=SDIO_D3/UART_RX:1
2017-10-27 18:55:30 +02:00
}
C 59600 36100 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 60500 36200 5 10 1 1 0 1 1
2017-10-27 18:55:30 +02:00
value=SDIO_D2/UART_TX
T 59800 36700 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 60500 36300 5 10 0 0 0 0 1
2017-12-01 09:35:26 +01:00
net=SDIO_D2/UART_TX:1
2017-10-27 18:55:30 +02:00
}
C 59600 36400 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 60500 36500 5 10 1 1 0 1 1
2017-10-27 18:55:30 +02:00
value=SDIO_D1
T 59800 37000 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 60500 36600 5 10 0 0 0 0 1
2017-12-01 09:35:26 +01:00
net=SDIO_D1:1
2017-10-27 18:55:30 +02:00
}
C 59600 35500 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 60500 35600 5 10 1 1 0 1 1
2017-10-27 18:55:30 +02:00
value=SDIO_CK/USART_CK
T 59800 36100 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 60500 35700 5 10 0 0 0 0 1
2017-12-01 09:35:26 +01:00
net=SDIO_CK/USART_CK:1
2017-10-27 18:55:30 +02:00
}
C 59600 33600 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 60500 33700 5 10 1 1 0 1 1
2017-10-27 18:55:30 +02:00
value=SDIO_CMD
T 59800 34200 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 60500 33800 5 10 0 0 0 0 1
2017-12-01 09:35:26 +01:00
net=SDIO_CMD:1
2017-10-27 18:55:30 +02:00
}
C 59600 36700 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 60500 36800 5 10 1 1 0 1 1
2017-10-27 18:55:30 +02:00
value=SDIO_D0
T 59800 37300 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 60500 36900 5 10 0 0 0 0 1
2017-12-01 09:35:26 +01:00
net=SDIO_D0:1
2017-10-27 18:55:30 +02:00
}
C 59600 37300 1 0 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 60500 37400 5 10 1 1 0 1 1
2017-10-27 18:55:30 +02:00
value=I2S_MCK
T 59800 37900 5 10 0 0 0 0 1
2017-10-27 18:55:30 +02:00
device=none
T 60500 37500 5 10 0 0 0 0 1
2017-12-01 09:35:26 +01:00
net=I2S_MCK:1
2017-10-27 18:55:30 +02:00
}
C 49000 35300 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 35200 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=I2C_SCL/USART_TX
T 48800 34700 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 35100 5 10 0 0 180 0 1
2017-12-01 09:35:26 +01:00
net=I2C_SCL/USART_TX:1
2017-10-27 18:55:30 +02:00
}
C 49000 35000 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 34900 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=I2C_SDA/USART_RX
T 48800 34400 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 34800 5 10 0 0 180 0 1
2017-12-01 09:35:26 +01:00
net=I2C_SDA/USART_RX:1
2017-10-27 18:55:30 +02:00
}
C 49000 34700 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 34600 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=I2C_SMBA/SPI_NSS/I2S_WS
T 48800 34100 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 34500 5 10 0 0 180 0 1
2017-12-01 09:35:26 +01:00
net=I2C_SMBA/SPI_NSS/I2S_WS:1
2017-10-27 18:55:30 +02:00
}
C 49000 34400 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 34300 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=USART_CTS/SPI_SCK/I2S_CK
T 48800 33800 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 34200 5 10 0 0 180 0 1
2017-12-01 09:35:26 +01:00
net=USART_CTS/SPI_SCK/I2S_CK:1
2017-10-27 18:55:30 +02:00
}
C 49000 34100 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 34000 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=USART_RTS/SPI_MISO
T 48800 33500 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 33900 5 10 0 0 180 0 1
2017-12-01 09:35:26 +01:00
net=USART_RTS/SPI_MISO:1
2017-10-27 18:55:30 +02:00
}
C 49000 33800 1 180 0 io-1.sym
2017-10-27 18:55:30 +02:00
{
T 48100 33700 5 10 1 1 180 1 1
2017-10-27 18:55:30 +02:00
value=SPI_MOSI/I2S_SD
T 48800 33200 5 10 0 0 180 0 1
2017-10-27 18:55:30 +02:00
device=none
T 48100 33600 5 10 0 0 180 0 1
2017-12-01 09:35:26 +01:00
net=SPI_MOSI/I2S_SD:1
2017-10-27 18:55:30 +02:00
}
2017-12-05 14:13:27 +01:00
C 73500 50800 1 0 1 5V-plus-1.sym
C 70400 50400 1 0 0 gnd-1.sym
N 72100 50700 72300 50700 4
N 70700 50700 70500 50700 4
N 70300 50300 70700 50300 4
N 70100 49900 70700 49900 4
2017-12-01 12:59:54 +01:00
{
2017-12-05 14:13:27 +01:00
T 70400 49900 5 10 1 1 0 3 1
netname=I/O-1
2017-10-27 18:55:30 +02:00
}
2017-12-05 14:13:27 +01:00
N 70100 49500 70700 49500 4
2017-10-27 18:55:30 +02:00
{
2017-12-05 14:13:27 +01:00
T 70400 49500 5 10 1 1 0 3 1
netname=I/O-3
2017-10-27 18:55:30 +02:00
}
2017-12-05 14:13:27 +01:00
N 70700 49100 70100 49100 4
2017-10-27 18:55:30 +02:00
{
2017-12-05 14:13:27 +01:00
T 70400 49100 5 10 1 1 0 3 1
netname=I/O-5
2017-10-27 18:55:30 +02:00
}
2017-12-05 14:13:27 +01:00
N 72100 49100 72700 49100 4
2017-10-27 18:55:30 +02:00
{
2017-12-05 14:13:27 +01:00
T 72400 49100 5 10 1 1 0 3 1